

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/754,323	01/05/2001	Masatoshi Akagawa	1081.1102	3680
21171 7:	590 09/15/2005		EXAMINER	
STAAS & HA	ALSEY LLP	•	NGUYEN,	KHIEM D
SUITE 700	RK AVENUE, N.W.		ART UNIT	PAPER NUMBER
	N, DC 20005		2823	
			•	

DATE MAILED: 09/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

				AK
		Application No.	Applicant(s)	
		09/754,323	AKAGAWA, MASATOSHI	
	Office Action Summary	Examiner	Art Unit	
		Khiem D. Nguyen	2823	
Period fo	The MAILING DATE of this communication apport Reply	pears on the cover sheet with	the correspondence address	
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL' CHEVER IS LONGER, FROM THE MAILING DA INSIGHT IN THE MAILING DA INSIGHT DA INSIGHT IN THE MAILING DA INSIGHT	ATE OF THIS COMMUNICA 36(a). In no event, however, may a replivill apply and will expire SIX (6) MONTH, cause the application to become ABAN	TION. y be timely filed S from the mailing date of this communication. DONED (35 U.S.C. § 133).	
Status				
1)⊠	Responsive to communication(s) filed on 06 Ju	<u>ıly 2005</u> .		
2a)⊠	This action is FINAL . 2b) ☐ This	action is non-final.	•	
3)	Since this application is in condition for allowar	nce except for formal matters	s, prosecution as to the merits is	
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 1	1, 453 O.G. 213.	
Disposit	ion of Claims			
5)⊠ 6)⊠ 7)□	Claim(s) 4-6,14 and 16-21 is/are pending in the 4a) Of the above claim(s) is/are withdraw Claim(s) 14, 16, 17 is/are allowed. Claim(s) 4-6 and 18-21 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.		
Applicati	on Papers			
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>05 January 2001</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	a)⊠ accepted or b)⊡ obje drawing(s) be held in abeyance ion is required if the drawing(s)	. See 37 CFR 1.85(a). is objected to. See 37 CFR 1.121(d).	
Priority ι	ınder 35 U.S.C. § 119		`	
12)⊠ a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority documents application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in App ity documents have been re ı (PCT Rule 17.2(a)).	lication No ceived in this National Stage	
Attachmen	t(s) e of References Cited (PTO-892)	4) 🔲 Interview Sum	mary (PTO-413)	
2) 🔲 Notic 3) 🔲 Inforr	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	Paper No(s)/N	lail Date mal Patent Application (PTO-152)	

Application/Control Number: 09/754,323

Art Unit: 2823

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:


A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 18-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Kitano et al. (U.S. Patent 5,608,265).

In re claim 18, <u>Kitano</u> discloses a semiconductor device multichip package comprising: a substrate having a main surface; a plurality of device layers (14-a, 14-b, 14-c, 14d) stacked in succession on the main surface of the substrate wherein each of the plural device layers comprises: a set of conductors comprising a wiring pattern (3, 4-1, 4-2, 4-3) (col. 5, line 63 to col. 6, line 10 and FIGS. 9-10); and


FIG. 9



Application/Control Number: 09/754,323

Art Unit: 2823

insulating layer 6 formed on and embedding the set of conductors (3, 4-1, 4-2, 4-3) and having vias 7 extending therethrough (col. 6, lines 12-23 and FIGS. 9-10), and



wherein a wiring pattern of a first device layer is electrically connected to a first semiconductor element 1 embedded in a first insulating layer 6 with a first set of conductors (3, 4-1, 4-2, 4-3) and one or more of a second set of second set of conductors (located in the upper package 14-c, unlabeled) is/are electrically connected to the first semiconductor element 1 in a second insulating layer (located in the upper package 14-c, unlabeled) and through corresponding the vias 7 to one or more of the first set of conductors (col. 8, lines 10-27 and FIGS. 9-10).

In re claim 19, <u>Kitano</u> discloses that: the semiconductor elements 1 are commonly disposed within the respective insulating layers 6 and aligned in the plural, stacked device layers (packages 14-a, 14-b, 14-c, 14-d) (col. 5, line 63 to col. 6, line 23 and FIG. 10).

Application/Control Number: 09/754,323 Page 4

Art Unit: 2823

In re claim 20, <u>Kitano</u> discloses that the semiconductor device according to claim 18, further comprising: plural semiconductor elements 1 (one in each individual packages 14-a. 14-b, 14-c, 14-d) in each of the plural device layers and commonly disposed therein so as to be in aligned relationship in the stacked layers (col. 5, line 63 to col. 6, line 23 and FIG. 10).

In re claim 21, <u>Kitano</u> discloses that the semiconductor device according to claim 18, wherein each insulating layer 6 surrounds and covers "substantially" all of each outer surface of the semiconductor element 1 embedded therein (FIG. 10).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kitano et al. (U.S. Patent 5,608,265) in view of Itabashi et al. (U.S. Patent No. 6,300,244).


In re claim 4, it is held that the selection of the semiconductor element thickness is obvious because it is a matter of determining optimum process conditions by routine experimentation with a limited number of species. In re Jones, 162USPQ 224 (CCPA 1955)(the selection of optimum ranges within prior art general conditions is obvious) and In re Boesch, 205 USPQ 215 (CCPA1980)(discovery of optimum value of result effective variable in a known process is obvious). Note that the specification contains no

Art Unit: 2823

disclosure of either the critical nature of the claimed dimensions of any unexpected results arising there from. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. <u>In re Woodruff</u>, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

In re claims 5-6, **Kitano** does not explicitly disclose that each semiconductor element is electrically connected by flip chip mounting to respective wiring pattern and wherein each semiconductor element is electrically connected via an anisotropically conductive film to respective wiring pattern.

<u>Itabashi</u>, however, discloses in figures 1-11 and related text that each semiconductor element 1 is electrically connected by flip chip mounting to respective wiring pattern, and inherently, by an anisotropically conductive film (figure 10 and col. 17, lines 10-30).



Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Itabashi with the method of

Kitano in order to provide excellent anti-shock resistance and connection reliability (col. 3, lines 35-45, Itabashi).

Allowable Subject Matter

Claim 14, 16 and 17 allowed.

The following is a statement of reasons for the indication of allowable subject matter: (See Applicant's arguments in the Response submitted on July 27th, 2004, on page 2, lines 15-24).

Response to Applicant's Amendment and Arguments

Applicant's arguments filed July 6th, 2005 have been fully considered but they are not persuasive.

Applicant contends that the multichip package of the present claimed invention is not separable into individual packages for each chip, but rather, is a construct of cooperating elements in a single multichip package.

In response to Applicant's contention that the reference, Kitano et al. (U.S. Patent 5,608,265), herein known as Kitano does not explicitly disclose a multichip package.

Applicant stated that Kitano recites a plurality of chip packages.

In response to applicant's arguments that Kitano discloses a plurality of chip packages but does not explicitly teach or suggest a multichip package as recited in Applicant's claimed invention, the recitation [multichip package] has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the

Application/Control Number: 09/754,323

Art Unit: 2823

preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See In re Hirao, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and Kropa v. Robie, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

For this reason, Examiner holds the rejection proper.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/754,323 Page 8

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. September 12th, 2005

W. DAVID COLEMAN PRIMARY EXAMINER